In this paper, a highh gain and low-power FINFET-based amplifier with-shorted gates is proposed and its design is made in cadence tools with 18nm technology. The main characteristics off the proposed amplifier are such as gain, power consumption, CMRR (common-mode rejection ratio),parametric analysiss were calculated andd compared with a conventionall CMOS two-stage amplifier. Itt was observed that the proposed FINFET-based amplifier had higher performance att lower supply voltage comparedd to conventional MOSFET-based two-stage amplifier. In the proposed design with-the supply voltage of 1 V forr FINFET and 1.7V for CMOS. By comparingg the proposed design with conventionall CMOS two stage amplifier in-terms of figure of merit.
I. INTRODUCTION
Operational Amplifiers (Op-Amps) is one of the most usage blocks in wide range of analogeand mixed-signall systems. They are used inn DC bias to high-speed amplifierss and filters. Designing an amplifier withh high gain and bandwidth-is very hard. According, to the required specifications, several structuress of operational amplifier are designed. Basically, operational amplifierss are voltage amplifiers which are used-to achieve high -gain by applying differential inputs. The gain is usuallyy between 40 to 50 dB. Given that new generationss of CMOS technology they tend to have smaller transistor channel length and low supply voltage value, designingg operational amplifiers is a challengee for designers. Today, by reducing transistors channel length to a few tens of nanometers, optimization of analog circuits-has become difficullt. Due to the intrinsic trans-conductance of the CMOS devicess as well as gain reduction due to the effects of shortt channel appeared in sub-micronn CMOS processes. Multistage amplifierss may also be used to enhance analog circuits' gain. However multistage amplifiers usually havea compensation problem. Several compensationn designs have been introduced and reportedd in the literature for multistage amplifiers.
To overcomee the problem of MOSFET size reduction-in the field of nanoscale, ITRS introduced an alternativee to implementation of such structures as fullyy depleted SOI with ultra-thin body and multi gate MOSFET's (FINFETs) to the industryy FINFET is a new alternative structure for MOSFET that allowss the transistors to be scaled into smaller sizes andd has many advantages over MOSFET such as-higher drain current, lower switchingg voltage and 90% reductionn in static leakage current. Improved circuit speed and power supply. These effects can overcome double gate mosfets also. The main idea of double-gate MOSFET is that we shouldd have a narrow Si channel and control Si channel by applyingg the gate contacts to the both sidess of the channel. The doublegate concept can be gained byy FDSOI structure. If the buried oxide thickness to-the gate dielectric is reduced and the groundd plate is electrically connected too the transistor's gate, the grounded plate-acts as the second gate. The double-gate structure iss formed as non-doping channell that is surrounded by the gate-electrodes on both sides.
II. FINFET DEVICE
FINFET is defined (classified) as-a multi-gate device. The operatingg mode is much similarrto traditional MOSFET. Typically, a source, a drain and a gatee are required to control the current. The channel is made between FINFET source and drain which is in form of a threedimensionall strip on top of siliconnsubstrate (the so-called Fin). With the aim-of forming multiple gate electrodes on each side that reducess leakage effects and increases the drive-current, the gate is covered around the channell as Figure 1 . Also, in previous studiess researchers have observed that multi gate-devices FinFET have a betterr immunity against variations whichh might lead to the selfbalance off the two gates. FinFET devicess are produced in different types. In shorted-gate FinFETs (SG-FinFETs), two gates aree connected together and lead too the formation of a threee-terminal device. It can be used as a directt alternative for traditional bulk-CMOS devices. In independent-gate FinFETs (IG-FinFETs) the upperr part of the gate is delayered and providess two independent gates. Since, the two independent gates cann be controlled separately.
INDEPENDENT GATE:
IG FINFETs as-four-terminal (4T) FINFETs. IG-FINFETs, the gates aree physically isolated. IG FinFETs offer thee flexibility of applying different signalss or voltages to their two gates. This enablessthe use of the back-gateebias to modulate the th of the front gate linearly. However, IG FINFETs incur a high area penalty duee to the need for placing two separatee gate contacts.
SHORTED GATE:
In shorted-gate FinFETs (SG-FinFETs), two gatess are connected together-and lead too thee formation of a three-terminall device. It can be used as a directt alternative for traditionall bulk-CMOS devices. SG are FinFETs aree also known as three-terminal(3T)FinFET. In SG FinFETs, both thee front and back gates are physicallyy shorted. Thus, in SG FinFETs, both gatess are jointly used to controll the electrostatics of the channell. Hence, SG FinFETs show higher on-currentt ( on) and also higherr off-current ( off or the subthreshold current)compared to those of IG FinFETs. SG FinFETs can be further categorized basedd on asymmetries in theirr device parameters.Normally,the work functions (Φ) of both the frontt and back gates of a FinFET are-the same.However, the work functionss can also be made different. This leads to an asymmetric gate-work function SG FINFET or ASG FINFET. ASG FINFETs can be fabricated with selective dopingg of the two gatestacks.They have-very promising short-channell characteristics and have two orders-of magnitude lower off compared to that of an SG FINFET, with on only-somewhat lower than that of an SG FINFET. Figure 1.. (a)shorted gate (b) 
III.DESIGN AND OUTPUTS

Figure 2…block diagram
In this paper-the comaprision of gains, CMRR ,PSSR and Power in both CMOS and FINFET. We know that CMOS iss effects with short channel circuits where as-the FINFET is overcome all thesee side effects. How ever the the gain ,CMRR of FINFET is greaterr than the CMOS, the powerr of FINFET is lesss than the CMOS. 
